Abstract-This paper analyses the use of bandpass continuoustime ΣΔ modulators with widely programmable notch frequency for the efficient digitization of radio-frequency signals in the next generation of software-defined-radio mobile systems. The modulator architectures under study are based on a fourth-order loop filter -implemented with two LC-based resonators -and a finiteimpulsive-response feedback loop in order to increase their flexibility and degrees of freedom. Several topologies are studied, considering three different cases for the embedded digital-to-analog converter, namely: return-to-zero, non-return-to-zero and raisedcosine waveform. In all cases, a notch-aware synthesis methodology is presented, which takes into account the dependency of the loopfilter coefficients on the notch frequency and compensates for the dynamic range degradation due to the variation of the notch. The synthesized modulators are compared in terms of their sensitivity to main circuit error mechanisms and the estimated power consumption over a notch-frequency tuning range of to . Time-domain behavioral and macromodel electrical simulations validate this approach, demonstrating the feasibility of the presented methodology and architectures for the efficient and robust digitization of radio-frequency signals with a scalable resolution and programmable signal bandwidth.
I. INTRODUCTION
S OFTWARE-DEFINED-RADIO (SDR) based mobile devices are expected to perform most of the signal processing in the digital domain, thus allowing to increase their programmability and adaptability to a large number of communication standards and operation modes. One of the most critical building blocks, which eventually will enable such a technology, is the analog-to-digital converter (ADC). This circuit should be ideally placed at the antenna so that Radio Frequency (RF) signals could be directly digitized, thus being processed in a flexible way by running software on a Digital Signal Processor (DSP) [1] . Unfortunately, the efficient implementation of SDR hand-held terminals is still far from a consumer product deployment, mostly limited by the unfeasible power-hungry specifications required for the ADC. Indeed, the majority of state-of-the-art SDRs are based on a direct-conversion receiver, where the RF signal is downsampled and digitized in the baseband [2] . However, recent advances in Continuous-Time (CT) Sigma-Delta Modulation ( ) techniques are pushing RF digitization forward, taking significant steps towards making SDR-based smartphones a reality [3] - [10] . Most of them are based on BandPass (BP) CTs, which are embedded in a mostly-digital SDR receiver like that conceptually depicted in Fig. 1 . In this scheme, the in-coming RF signals are digitized by a BP CTafter being filtered and preamplified. The majority of reported RF digitizers based on BP CTs include diverse strategies to reduce their aggressive specifications, particularly in terms of the sampling frequency ( ) and the Dynamic Range (DR) required to mitigate the impact of the diverse interference signals associated to multiple wireless standards. The main strategies proposed in the open literature include frequency-translation [11] , out-of-band embedded filtering [6] and undersampling or subsampling [3] , [4] , [8] . The latter allows to digitize RF signals placed at , while keeping high values of the OverSampling Ratio (OSR), since the signal bandwidth is typically [12] , [13] . The use of undersampling has two main limitations. One is the attenuation of RF replica signals in the Nyquist band and the other is the reduction of the quality factor of the quantization Noise Transfer Function (NTF). These problems can be partially mitigated by combining Finite-Impulsive-Response (FIR) filters [13] , [14] and a raised-cosine waveform to implement the digital-to-analog converter (DAC) in the feedback path of the modulator as proposed in [8] , [13] , [15] . However, this approach increases in practice the number of loop-filter coefficients. There is thus a subsequent penalty in terms of sensitivity to technology process variations and limited range of notch frequency programmability while keeping stable behavior [16] . Another major limitation of most of BP CTs intended for RF-to-digital conversion, comes from the use of a fixed center or notch frequency, , usually chosen at . Apart from the prohibitive values of which result in some applications, for instance in those standards operating at GHz, using fixed values of forces the variation of in order to tune the desired RF signal. Moreover, another important inconvenience of this approach is that the RF receiver would require a widely programmable PLL-based synthesizer (see Fig. 1 ) in order to place the in-coming RF signal within the passband of the modulator. This issue has motivated the interest for reconfigurable BP CTs with tunable notch frequency in these applications [7] , [8] .
Most approaches for the implementation of tunable BP s have been described at a very high abstraction level [17] - [19] . In the majority of cases, the proposed modulator topologies were based on biquad loop filters implemented with either Switched-Capacitor (SC) [20] , [21] or Gm-C circuit techniques [22] . Recently, the use of quadrature architectures has been considered to increase the degree of programmability [23] . However, all these approaches yield to an increase of the complexity of the modulator architecture in terms of the number of loop-filter coefficients and/or feedforward/feedback paths, thus making their application in the GHz range impractical. Indeed, the use of tunable LC-based loop filters becomes mandatory to digitize RF signals. Thus, to the best of the authors' knowledge, the widest tuning range achieved by LC-based BP CTs was reported by Gupta et al. [8] , featuring a 0.8-2 GHz notch-frequency range thanks to the combination of reconfiguration and undersampling techniques.
This paper contributes to this topic and presents the system-level analysis and design of several fourth-order LC-based BP CTs with a widely reconfigurable notch frequency, ranging from to . Three different cases of the feedback FIR-based DAC are considered as case studies, namely: Return-to-Zero (RZ) waveform, Non-Return-to-Zero (NRZ) waveform, and Raised-Cosine (RCos) waveform. The system-level design of the architectures under study is supported by a notch-aware methodology which takes into account the reconfigurability of from the very beginning of the synthesis process [24] . This strategy allows us to increase the programmability of LC-based BP CTs with respect to previous approaches, while keeping their performance in terms of noise-shaping, stability and sensitivity to architecture-and circuit-level nonideal effects.
The paper is structured as follows. Section II presents the notch-frequency aware methodology used to synthesize the modulators under study. This method is first explained considering an RZ feedback DAC and then extended to NRZ and RCos waveforms in Section III. The effect of main nonideal effects is considered in Section IV, where the synthesised BP CTs are compared in terms of their robustness and estimated power consumption. Finally, conclusions are drawn in Section V. , where normalized values of and are considered with respect to , so that (with standing for the frequency variable) and . The feedback loop is implemented by an RZ DAC and a two-tap half-delayed FIR structure, realized with four coefficients in order to increase the degrees of freedom in the synthesis process when applying a CT-to-Discrete-Time (DT) equivalence [13] . An additional feedback path, with gain , is included to compensate for the Excess Loop Delay (ELD) error. In addition, a full digital delay is placed between the quantizer output and the main DAC inputs, thus allowing a full sampling-period delay margin for the combined operation of the quantizer and DAC.
II. NOTCH-AWARE SYNTHESIS
The modulator shown in Fig. 2 can be synthesized by applying the CT-to-DT equivalence to a fourth-order BP DTwith an NTF which satisfies the required specifications in terms of DR and . The well-known Schreier's toolbox [25] can be used to this purpose. Once the desired is obtained for a given notch frequency, , and Out-of-Band Gain (OoBG), the DT version loop filter transfer function, can be easily derived as . The CT version of the loop-filter transfer function, , of the desired BP CTis therefore derived from the well-known impulse-invariant transformation: (1) where and denote the -transform and -transform symbols, respectively, and is the transfer function of the FIR-based DAC.
Note that, in this case, as an FIR-based RZ DAC transfer function is considered in Fig. 2 and this DAC waveform uses a half-delay, the modified -transform is a more suitable technique to compute (1) since there are delays that are not integer multiples of the sampling period, [13] . The residues theorem is therefore used to calculate the modified -transform of (1), considering the different resonator feedback paths and a constant value of , which is in the majority of cases [13] , [26] . However, the application of this method to a BP CTwith a widely tunable would imply computing the modified -transform for each value of , since the synthesized modulator is only stable within a very narrow band around . Alternatively, the proposed methodology, referred to as notch-aware synthesis, computes the modified -transform of each modulator loop-filter path considering that is a design (variable) parameter.
This way, it can be shown that the transfer function from the modulator output to the input of the quantizer, computed for the different feedback branches with gain in Fig. 2 , can be written as (2) where denotes the ceiling operator, and and stand for the transfer function of the resonator and DAC, respectively, given by (3) (4) with being a design parameter which accounts for the variation of with respect to , and and standing respectively for the delay and duration of the rectangular pulse of the DAC waveform. Note that in the case of an RZ DAC, and . Therefore, applying the residues theorem, the modified -transform of (2) can be expressed as [26] (5)
where denotes the residues function, and . Thus, in the case of the modulator in Fig. 2 , and for feedback branches with gains and , while and , for the other branches (those with gains and ).
In order to derive the loop-filter coefficients, , the solution of (5) is expressed in partial-fraction form as (6) where and are the complex conjugated coefficients resulting from the partial-fraction form expansion of (5) . For the sake of clarity, the results of applying (2)- (6) The resulted expressions of are used to compute the overall DT loop-filter transfer function, , yielding
Therefore, in order to get the relationships between and , the DT-to-CT equivalence given in (1) is applied, yielding (8) are due to the correlation between the quantization error and the input signal, which is reduced in practice by nonidealities and/or using multi-bit quantization).
Note that the terms result from the mentioned partial fraction-form decomposition of . These terms can be cancelled out by the compensation feedback path with gain . Thus, the above equation can be solved numerically for each value of , i.e., for each value of , using the MATLAB® script shown in Appendix A. This way, the modulator can be synthesized considering a reconfigurable set of loop-filter coefficients, , so that the desired can be obtained within a given range of , as illustrated in Fig. 3 .
A. Effect of Varying on the Input Signal Range

Fig. 4(a) shows the variation of with the normalized notch frequency (
). Note that the values of these coefficients, specifically those of the main feedback path, tend to decrease as increases. This reduction in the values of the loop-filter coefficients causes an attenuation of the input signal range, which becomes particularly critical for . The opposite situation is given for , for which the values of the loop-filter coefficients becomes relatively high compared to those obtained for . As an illustration of this effect, Fig increases. The attenuation of the input range is caused by the variation of the signal transfer function (STF) with . This variation should be taken into account in the synthesis procedure described above in order to keep the modulator performance over the entire range of . To this purpose, the expression of can be obtained by using a linear model for the quantizer in the DT equivalent diagram of Fig. 2 , giving (9) where can be derived from (7) and the numerator of is obtained by using a conventional -transform since there are not any fractional delays in the feedforward path of Fig. 2 . Therefore, applying these transforms and considering that , with , the expression of can be derived from (9). . This result can be derived from (9), by replacing in (3), so that the expression in (9) can be written as (10) Note from (10) that is proportional to . Therefore, the effect of can be approximately compensated if is multiplied by a factor proportional to , so that the equalized expression of is given by (11) where stands for the equalization factor. This factor includes a proportionality coefficient of 1/4 in order to keep the magnitude of over the entire range of , as illustrated in Fig. 5(b) . Indeed, there is a difference of approximately 2 dB between the maximum and the minimum values of . That difference could be compensated by including a more accurate expression of the equalization factor, , which takes into ac- count the nonlinear dependency of both the numerator and denominator of on . However, such a polynomial expression of would be more complicated to implement in a practical circuit based on transconductors.
B. Alternative BP CT-
Architectures With Equalized STF Fig. 6 shows two alternative versions of the modulator shown in Fig. 2 , that includes the equalization factor to compensate for the variation with . Fig. 6(a) shows the most direct way of implementing such a factor as a preamplifier in front of the modulator, while Fig. 6(b) is an alternative implementation where the effect of is distributed through both resonators in the modulator chain. As a result, the loop-filter coefficients in Fig. 6(b) , denoted as , are scaled with respect to those used in Figs. 6(a) and 2 -denoted as . Indeed, both modulators would feature the same ideal performance provided that (12) To simplify the notation, the BP CTs in Fig. 6 (a) and (b) will be referred to as -A and -B, respectively. As an illustration, Fig. 7 shows the effect of varying on the output spectrum ( Fig. 7(a) ) and on the SQNR (Fig. 7(b) ). It can be noted that, as expected, the noise-shaping performance and the overloading signal amplitude is kept constant over the entire range of from to . 
III. EXTENSION TO OTHER LC-BASED BP CT-S
The notch-aware synthesis procedure described above can be extended to other families of LC-based BP CTs with different loop-filter implementations and feedback DAC waveforms. As an application, an alternative topology of the modulator loop filter based on an LC-based single block, and two different cases of DAC waveforms -NRZ and RCos -are discussed in this section.
A. LC-Based Single-Section BP CTs With Tunable
Fig . 8 shows the block diagram of two alternative BP CTs, which will be referred in this paper to as -C (Fig. 8(a) ) and -D (Fig. 8(b) ). Both modulators are based on the use of a FIR-feedback DAC and an LC-based single-section loop filter, i.e., without using either any intermediate node or feedback path, apart from that required for the ELD compensation [27] , [28] .
The only difference between both topologies in Fig. 8 is the way in which the STF equalization factor, , is implemented in the loop filter. Thus, -C ( Fig. 8(a) ) uses a single preamplifier in front of the modulator, as done by -A (Fig. 6(a) ), while -D (Fig. 8(b) ) distributes the equalization factor between the feedforward and feedback blocks of the modulator -similarly to -B (Fig. 6(b) ). Both BP CTs in Fig. 8 can be synthesized following the same procedure presented in Section II in order to increase the tuning range of , while keeping the noise-shaping performance. To this end, the loop filter coefficients, , in Fig. 8 (a) are obtained by solving (8) for each value of . The only difference is that the expression of in this case is given by (13) where for 0, 2, 3 and for 1, 4, 5, and stands for the floor operator. Thus, applying the modified -transform to (13), the modulator loop-filter coefficients can be derived as a function of the notch frequency, by solving (8) for the different cases of .
Proceeding in a similar way as for -B, the loop-filter coefficients of -D, denoted as in Fig. 8(b) , can be scaled from those used in Fig. 8(a) , according to the relation given in (12), for 1, 2, 3, 4, 5.
B. Application to Different Feedback DAC Waveforms
All modulator architectures discussed in previous sections include a feedback DAC with RZ waveform. However, the presented notch-aware synthesis method can be applied also to other DAC waveforms by adapting the corresponding transfer functions in (1)- (8) . As a case study, Fig. 9 shows how the block diagrams of the modulators -A and -C are modified if an FIR-based NRZ DAC is considered.
As a consequence of using a different DAC waveform, the expressions in (2) and (13) for Fig. 9 (a) and (b) transform respectively into the following expressions: (14) where is the transfer function of the NRZ DAC, given by (4) with and . In the case of NRZ DACs, can be computed by using the function provided by the Control Toolbox in MATLAB® [29] . This function can convert any delayed analog versions into digital ones, provided that the shape of the feedback is of NRZ type. Therefore, all the required transformations to derive and the expressions of the loop-filter coefficients, , can be obtained in this case by using instead of applying the modified -transform as in previous section. The rest of the procedure is the same as that followed for the RZ DAC case and can be also implemented in a MATLAB® script as that shown in Appendix B.
Ideally, the performance of the synthesised BP CTs with NRZ feedback DAC is the same as that obtained for those topologies with RZ DAC. However, as stated in Section I, one of the main limitations of using rectangular (either NRZ or RZ) DACs arise when undersampling is used in BP CTs. In this case the modulator performance is degraded by two effects. One is the attenuation of the RF mirrored replica signal in the Nyquist band and the other is the reduction of the quality factor of the resulted NTF. These problems can be partially reduced by using a RCos DAC waveform [8] , [13] . This DAC waveform can be included in the BP CTs under study, illustrated in Fig. 10 .
It can be shown that the expression of for the modulators in Fig. 10(a) and (b) are respectively given by (15) where is the transfer function of the RCos DAC, given by (16) and stands for the angular frequency of the DAC sinewave. In this case, it can be shown that the modified -transform of (15) 
The expression in (17) is also valid for -C, but considering that for , 1, 2, 4, 5 and for , 5. Thus, once the expression in (17) is computed, the rest of the notch-aware synthesis procedure can be applied as described in Section II.
IV. NONIDEAL PERFORMANCE AND COMPARATIVE STUDY
The analysis presented in previous sections has assumed that the BP CTs under study have been implemented with ideal building blocks. However, in practice, the noise-shaping performance of these modulators is degraded by the action of circuit-error mechanisms. This section analyses and compares the degradation caused by some of the most critical nonideal effects which affect the performance of LC-based BP CTs, namely: limited Input/Output Swing (I/OS) of the resonators, finite quality factor, , and mismatch. To this end, it will be assumed that all modulators are implemented by Gm-LC resonators, while the feedback path is implemented using Current Steering (CS) DACs.
As an illustration, Fig. 11 shows the conceptual Gm-LC schematic of the BP CTin Fig. 2 . All transconductances in the loop filter, , are defined as a multiple of a unitary transconductance element, . In a similar way, the output currents, , provided by the feedback FIR-based CS DAC are defined as a function of a unitary current source, , which can be easily implemented at circuit level by using current mirrors. In this work, we will assume a full-flash ADC to implement the embedded quantizer, with a reconfigurable number of bits, , 2, 3, 4, and a Full-Scale (FS) reference voltage of . The nonideal performance of all modulators has been analysed and compared by considering a fully-differential implementation of the schematic in Fig. 11 , based on time-domain behavioral simulations carried out in SIMSIDES [30] . In all cases, a variation of the notch frequency in the range is considered, and three different DAC waveforms (RZ, NRZ and RCos) are used.
Note that, from an ideal point of view, all these case studies present the same noise-shaping performance over the target tuning range of . As an illustration, Fig. 12 shows the ideal SQNR which can be achieved by the BP CTs under study with an RZ DAC as a function of and OSR. It can be noted that the dependency on the OSR is the same in all modulators under study. For that reason, in the analysis that follows, a fixed value of will be assumed for the sake of simplicity without loss of generality. However, the impact of varying has a different effect on the I/OS for each BP CTas shown below. Fig. 13 shows the effect of I/OS on the Signal-to-Noise Ratio (SNR) of -A with RZ feedback DAC and different cases of . As expected, the required values of I/OS become more relaxed as increases -a behavior which is similar in all BP CTs under consideration. Note also that, regardless the value of , two families of curves can be distinguished according to the relation between and . That is, the I/OS requirements are in general more demanding when . The performance achieved by -B with RZ feedback DAC is similar to that shown in Fig. 13 , except for . In these cases, the I/OS requirements are more demanding than for -A with RZ DAC, becoming unfeasible as approaches , mainly due to the increasingly variability of loop-filter coefficients as is reduced (see Fig. 4(a) ). The influence of the DAC waveform is illustrated in Figs. 14 and 15, which show the effect of I/OS on the SNR for an NRZ DAC and an RCos DAC. Overall, the best performance is achieved by -A and -B, regardless the DAC and the value of and . The required I/OS specifications of these architectures are shown in Table I 
A. Limited Input/Output Swing of Loop-Filter Resonators
B. Finite Quality Factor
Fig . 16 shows the effect of the finite quality factor, , on the SNR, considering and an RZ DAC. It can be noted that the requirements are less restrictive as the ratio decreases. Overall, the behavior of all BP CTs is approximately the same, obtaining an ideal performance for , when . This limit becomes more demanding as increases, requiring for . The type of feedback DAC waveform does not have a significant impact on the requirements of , although there is a larger degradation when an RCos DAC is used. This is illustrated in Fig. 17 , where it can be noted that, the required values of to achieve the ideal performance are in general more demanding than in the case of using an RZ DAC.
The results obtained for all cases under study are summarised in Table II . The most demanding modulators are -B and 
C. Mismatch
To conclude the nonideal analysis, let us consider that the loop-filter coefficients of the modulators under study have an error caused by technology process variations. These variations are due to circuit element tolerances and component mismatches. The former can be controlled in practice by using tuning and proper calibration of the circuit elements. However, mismatch error still remains and need to be computed to check the robustness and stability of a given modulator topology over the target tuning range. This computation was carried out by doing 200-sample Monte Carlo simulations 2 , considering that all modulator circuit elements, i.e., the transconductors and the feedback current sources, were subject to a random variation modelled by a Gaussian distribution with zero mean and different values of the standard deviation, . As an illustration, Fig. 18 shows the histogram of the SQNR for -A and -B, considering an NRZ DAC, and different values of and . Note that the performance of -A is slightly worse than -B, while the latter shows a similar behavior regardless the value of and .
As could be expected, -A and -B present a more robust behavior than both -C and -D, the latter being unstable in many different cases, regardless the value of and the type of DAC. The influence of the feedback DAC is shown in Table III , where the performance of -A and -B is compared for and . It can be noted that the use of a RCos DAC gives rise to a more sensitive behavior, getting worse as decreases. The best results are obtained by -B with NRZ DAC, keeping approximately the same SNR over the entire range of . 
D. Comparison in Terms of the Power Consumption
For comparison purposes, the power consumption of the modulators under study can be roughly estimated and compared, based on the values obtained for the transconductances and current sources derived from the loop-filter coefficients of each BP CTtopology. To this end, let us consider again the conceptual schematic of the Gm-LC BP CTshown in Fig. 11 . In order to estimate the power consumption, 3 three different circuit contributions will be considered: the transconductances of the Gm-LC resonators, the current sources of the CS DAC and the adder used at the quantizer input.
In order to compute the current consumed by resonators, the load capacitance of each resonator is derived as (19) where and stand respectively for the load capacitance and inductance of the -th resonator in Fig. 11 . This way, the value of the transconductances can be calculated as (20) where stands for the preamplification factor of the -th resonator in each architecture under study, with , 2. For instance, and in -A, while in -B. Thus, the power consumption of the resonators can be computed from (20) for each value of , assuming that the transconductance-versus-current efficiency is . The feedback currents, , provided by the CS DACs in Fig. 11 can be easily estimated from feedback coefficients, , for each modulator architecture. In fact, the resulting is calculated as , where , depending on the modulator topology and for the adder placed at the quantizer input in all cases.
On the other hand, the third main circuit element contributing to the power consumption is the adder placed in front of the quantizer. The transconductance associated to this block, , is chosen to be , so that the STF and NTF of the modulator is not affected by the value of voltage-to-current conversion resistor, . This way, the current consumed by the adder can be estimated as , where is a full-period delayed version of the modulator output (Fig. 11) .
Therefore, assuming a fully-differential implementation, the overall power consumption can be estimated as follows: (21) where is the supply voltage, and is a parameter which accounts for the time in which the feedback currents, , are active. This depends on the DAC waveform, being , 1/2 and , for NRZ, RZ and RCos DAC, respectively. Based on these considerations, the power consumption of the modulators under study can be estimated and compared. As a case study, the following modulator parameters will be assumed: , GHz and a variation of from to . Fig. 19 shows the estimated power consumption versus for the different modulator topologies, considering an RZ DAC ( Fig. 19(a) ), NRZ DAC (Fig. 19(b) ) and an RCos DAC (Fig. 19(c) ). Note that -regardless the modulator topology and the kind of DAC -the power consumption decreases with , being much less efficient for . This behavior is a direct consequence of the variation of loop-filter coefficientsand consequently and -with , which decreases with as shown in (20) and it is illustrated in Fig. 4(a) . Comparing the modulator topologies, it can be noted from Fig. 19 that -A and -B are more efficient if , while -C achieves a better performance for .
However, -C is worse than -B in terms of I/OS and sensitivity to mismatch. Overall, taking into account the influence of nonideal effects, the DAC waveform and the estimated power consumption, -B topology with NRZ DAC and multi-bit quantizer ( ) becomes the best solution for the target tuning range.
E. Application to Software-Defined Radio
As an application, this section illustrates the use of the presented notch-aware synthesis method to RF-to-digital conversion in SDR mobile systems. The main specifications of SDR mobile systems involves the digitization of a large number of wireless standards, whose RF signals have carrier frequencies ranging from 0.455 GHz (CDMA) to 5.093 GHz (WiMAX) and channel bandwidths ( ) varying from 0.2 MHz (GSM) to 100 MHz (LTE). These requirements impose very aggressive specifications for the modulator, particularly in terms of the sampling frequencies, which can be relaxed by using undersampling techniques. This way, the selected modulator can cover the whole range of RF signals with a reconfigurable sampling frequency, , of 1, 2, 3 and 4 GHz along with the widely programmable value of , ranging from to in this case study. Taking into account these system requirements and specifications, -B has been synthesized and simulated considering and an NRZ DAC. Fig. 20 shows the output spectra for different standards and notch frequencies when the modulator is clocked at GHz. This spectra have been obtained from macromodel simulations carried out in Cadence-Spectre®, considering the electrical implementation of all modulator building blocks as well as the timing issues affecting their performance.
In addition to the circuit nonideal/nonlinear effects analysed in previous sections, there are also other error mechanisms which -although have a similar effect on the performance of the BP CTs under study -must be considered to optimize their design over the required notch-frequency tuning range. One of these limiting factors is thermal noise, which is mainly contributed by the modulator subcircuits placed at the input node, i.e., the front-end transconductance ( in Fig. 11 ) and the feedback DAC gains ( and in Fig. 11 ). Scaling and preamplifying the loop-filter coefficients affect the performance of these subcircuits in terms of noise, linearity and mismatch. As an illustration, Fig. 21 shows the effect of tuning the preamplification factor, , over the Signal-to-Thermal-Noise Ratio (STHNR) and the SQNR of -B, when clocked at GHz. Different standards are considered, namely: CDMA, LTE 700 and GSM 900, which correspond respectively to a relative notch frequency variation of 0.15, 0.25 and 0.3157. Transient simulations were carried out in Cadence-Spectre considering macromodels that take into account the main circuit error mechanisms, in order to compute the SQNR, while noise estimations were used to obtain the STHNR. It can be noted how there is an optimum value of the scaling coefficient, , which maximizes the SQNR, while the STHNR does not change significantly within the tuning range in which is varied.
Clock-jitter error is also a limiting factor affecting the performance of BP CTs, being more and more critical as the sampling frequency increases. Although the degradation caused by the clock-jitter error will essentially depend on the feedback DAC waveform, the influence of the notch-frequency variation for a given sampling frequency -the main objective of this work -will not have a significant impact on the SNR. This is illustrated in Fig. 22 , where the SNR is represented versus the clock-jitter uncertainty considering a macromodel implementation of the -B architecture with NRZ DAC, and GHz, and the same standards and notch frequencies used in Fig. 21 .
Finally, to illustrate the flexibility of the presented approach, Fig. 23 shows the simulated SNR versus input signal when clocked at GHz for several standards, namely: CDMA-450, LTE-700, and for WLAN 802.11Y, the later operating in undersampling mode. Note that for LTE-700 standard, the sampling frequency is less than but without entering in the undersampling mode. Thus, an additional advantage of the presented methodology, and the resulted modulators, is that they allow reducing the sampling frequency in BP CTs. V. CONCLUSION
A notch-aware synthesis methodology has been presented for the design of LC-based BP CTs with a widely programmable notch frequency. The proposed method allows us to extend the tuning range of the notch frequency from to , and has been applied to the system-level design of several fourth-order BP CTs with different types of FIR-based DACs, including RZ, NRZ and RCos waveforms. The effect of main circuit-error mechanisms has been analysed in order to compare the robustness of the synthesised modulators within the target notch-frequency tuning range, and an estimation of the power consumption has been carried out in order to determine the most efficient solutions for the digitization of RF signals in SDR mobile applications. Time-domain simulations considering system-level behavioral models in MATLAB and circuit macromodels in Cadence-Spectre have validated the presented approach, demonstrating the effectiveness of the proposed methodology for the efficient implementation of nextgeneration RF-to-digital BPs.
APPENDIX A NOTCH-AWARE SYNTHESIS OF THE MODULATOR IN FIG. 2
This Appendix shows how to apply the notch-aware synthesis method to an LC-based BP CTwith FIR-based RZ DAC like that shown in Fig. 2 .
The first step consists of deriving the modified -transforms, , for each branch of Fig. 2 . To this end, the well-known symbolic computational software Mathematica® [31] was used to derive (5) , resulting in the following expression: (22) where the numerator coefficients, , are given by 
Therefore, using (22) and (23), and after expanding it in a partial-fraction form like that shown in (6), the equation in (8) can be solved numerically to get a direct relationship between the modulator loop-filter coefficients, , and the relative notch frequency parameter, . This procedure is implemented in the MATLAB® script shown in Fig. 24 .
APPENDIX B MATLAB® SCRIPTS USED TO SYNTHESIZE OTHER LC-BASED
BP-S WITH VARIABLE NOTCH Fig. 25 shows the MATLAB script used to synthesize LC-based BP CTs with a feedback FIR-based NRZ DAC, like that shown in Fig. 9(a) . As stated in Section III.B, the main difference with respect to using RZ DACs, is that the modified -transform can be directly computed in MATLAB® by means of the function. Therefore, there is not need to obtain an analytic expression for like that shown in (22) . The rest of the synthesis procedure is the same as that used for RZ DACs.
The MATLAB® routine used to synthesize the loop-filter coefficients of BP CTs with FIR-based RCos DACs, like that shown in Fig. 10 , is similar to that used for RZ DACsillustrated in Fig. 24 . The main difference lies in the expression derived for the modified -transform of , which strongly depends on the feedback DAC waveform. In addition, more compensation coefficients, and , are used to cancel the effect of ELD. For the sake of completeness and clarity, all MATLAB scripts included in Appendixes A and B, as well as other ones used to synthesise the BP CTs presented in this paper, can be downloaded from http://www.imse-cnm. csic.es/~jrosa/RFSDM-MATLAB-scripts.zip.
